# Index

## IEE Proceedings
## Computers and Digital Techniques
## Vol. 146, 1999

**Author Index**


A

Acan, A. p77
Almaini, A.E.A. p197

B

Baldi, M. p221
Benini, L. p173
Blackburn, S.R. p185
Bystrov, A. p197

C

Camarda, P. p32
Chang, C.-C. p83
Chang, C.-H. p41
Chang, T.-S. p309
Chang, Y.-R. p253
Chen, J.-J. p275
Chen, S.-J. p275
Chen, S.-S. p275
Chen, T.S. p235
Cheung, P.Y.K. p13
Chi, S.A. p241
Chiu, J.-C. p241
Chuang, P.-J. p179
Chung, C.-P. p241
Clark, A.F. p227

D

DeMicheli, G. p173
Downton, A.C. p227
Drechsler, R. p302

E

Eisenmann, H. p21
Elsaholy, M.S. p247

F

Falkowski, B.J. p41
Fleury, M. p227
Fong, A.S. p107

G

Gu, S.J. p217

H

Han, T.H. p188
Ho, W.H. p123
Huang, J.-D. p131
Hung, S.-L. p161
Hwang, M.-S. p219
Hwang, S.H. p188
Hwang, T. p259

I

Izadi, B.A. p77

J

Jen, C.-W. p309
Johannes, F.M. p21
Jou, J.-Y. p131

K

Khalil, M.A. p295
Kia, S.M. p9
Kim, J.H. p125
Kuo, F.H. p235

L

Lai, F. p235
Lam, K.-W. p161
Lam, K.P. p68
Lam, S.P. p107
Lee, G. p302
Lee, N.-Y. p259
Lee, N.Y. p119
Lin, T.-Y. p264
Lloris, A. p1
Lu, A. p21

M

Macii, A. p173, p221
Macii, E. p173, p221
Maestrini, P. p211
Manzano, M.A. p283
Meher, P.K. p91
Mohanty, B.K. p91

O

Orencik, B. p139
Ortega, J. p1
Ozguner, F. p77

P

Pao, D.C.W. p107
Parameswaran, S. p9
Parrilla, L. p1
Perkowski, M.A. p302
Pipio, F. p32
Piscitelli, G. p32
Poncino, M. p173, p221

S

Sallay, B. p211
Santi, P. p211
Scotti, M.V. p13
Shen, V.R.L. p235
Shen, W.-Z. p131
Shiu, U.-M. p241
Solana, J.M. p283
Stenz, G. p21
Sun, H.-M. p259

T

Tan, K.J. p217
Tang, J.-J. p57
Tsai, C.-C. p275
Tsai, T.-M. p100
Tu, H.-Y. p179

V

Vaidya, N.H. p125

W

Wan, Y. p168, p295
Wang, C.-P. p205
Wang, J.-S. p83
Wang, K. p50
Wang, L. p197, p269
Wang, P.-T. p57
Wang, S.-J. p100
Wey, C.-L. p205, p295
Wey, C.L. p168
Williams, P. p114
Wu, C.-K. p50
Wu, T.-C. p264
Wu, T.C. p123

Y

Yang, T.C. p269
Yeh, C. p83
York, T. p114
Yuen, S.M. p68

Z

Zhang, C.N. p151
Zhu, H.W. p217
Zhuang, N. p13

### ARTIFICIAL INTELLIGENCE

Fuzzy time point compatibility reasoning for microprocessor systems p68

### AUTOMATA THEORY

Application of symbolic FSM Markovian analysis to protocol verification p221
Exact AEP model in signature analysis using LCM p247

### CIRCUIT THEORY AND DESIGN

Graph-based detailed router for hierarchical field-programmable gate arrays p57
Power-driven technology mapping using pattern-oriented power modelling p83
PTM: technology mapper for pass-transistor logic p13
Technology mapping for simultaneous gate and interconnect optimisation p21

### CMOS INTEGRATED CIRCUITS

Design of a fast radix-4 SRT divider and its VLSI implementation p205
Versatile architecture for block matching motion estimation p188

### CODES AND DECODING

Efficient polarity conversion for large Boolean functions p197
Encoding in Roth-Karp decomposition with application to two-output LUT architecture p131
Integrated approach for fault tolerance and digital signature in RSA p151

### COMMUNICATION SYSTEM THEORY

Analytic modelling of locking protocols in database systems p161
Application of symbolic FSM Markovian analysis to protocol verification p221
Design of BAG3 network architecture p139
Performance evaluation of TCP/IP protocol implementations in end systems p32

### COMPUTATIONAL COMPLEXITY

Efficient algorithms for binary logarithmic conversion and addition p168

### COMPUTER COMMUNICATIONS

Application of symbolic FSM Markovian analysis to protocol verification p221
Design of BAG3 network architecture p139

### DATA COMMUNICATION

Analytic modelling of locking protocols in database systems p161
Application of symbolic FSM Markovian analysis to protocol verification p221
Design of BAG3 network architecture p139
Performance evaluation of TCP/IP protocol implementations in end systems p32

### DATA HANDLING

Application of symbolic FSM Markovian analysis to protocol verification p221
Integrated approach for fault tolerance and digital signature in RSA p151
Study of an efficient simulation method p253

### DATA SECURITY

(t,n) threshold verifiable multisecret sharing scheme based on factorisation intractability and discrete logarithm modulo a composite problems p264
Correctness of CHW cryptographic key assignment scheme in a hierarchy p217
Cryptanalysis and improvement of Petersen-Michels signcryption scheme p123
Cryptanalysis of a public key cryptosystem proposed by Wu and Dawson p185
Cryptographic key assignment scheme for dynamic access control in a user hierarchy p235
Extension of CHW cryptographic key assignment scheme in a hierarchy p219
Integrated approach for fault tolerance and digital signature in RSA p151
Security of Shao's signature schemes based on factoring and discrete logarithms p119
Threshold proxy signatures p259

### DATABASE MANAGEMENT SYSTEMS

Analytic modelling of locking protocols in database systems p161

### DIGITAL ARITHMETIC

Design of a fast radix-4 SRT divider and its VLSI implementation p205
Efficient algorithms for binary logarithmic conversion and addition p168
Efficient conversion algorithms for long-word-length binary logarithmic numbers and logic implementation p295

### DIGITAL ELECTRONICS

Hardware implementation of RAM-based neural networks for tomographic data processing p114

### DIGITAL FILTERS

High throughput and low-latency implementation of bit-level systolic architecture for 1D and 2D digital filters p91

### DIGITAL TECHNIQUES

Automatic selection of instruction op-codes of low-power core processors p173
Fuzzy time point compatibility reasoning for microprocessor systems p68
Instruction cache prefetching directed by branch prediction p241

### ENGINEERING COMPUTING

Automatic router for the pin grid array package p275
Compiler/hardware co-design for instruction boosting in ILP processors p269
Encoding in Roth-Karp decomposition with application to two-output LUT architecture p131
Graph-based detailed router for hierarchical field-programmable gate arrays p57
Power-driven technology mapping using pattern-oriented power modelling p83
PTM: technology mapper for pass-transistor logic p13
Test and diagnosis of faulty logic blocks in FPGAs p100

### FEEDBACK

Exact AEP model in signature analysis using LCM p247

### FORMAL LOGIC

Efficient polarity conversion for large Boolean functions p197
Encoding in Roth-Karp decomposition with application to two-output LUT architecture p131
Fuzzy time point compatibility reasoning for microprocessor systems p68
Haar spectra-based entropy approach to quasi-minimisation of FBDDs p41

### INTEGRATED CIRCUITS

Automatic router for the pin grid array package p275
Exact AEP model in signature analysis using LCM p247
Power-driven technology mapping using pattern-oriented power modelling p83
Wafer-scale diagnosis tolerating comparator faults p211

### LOGIC CIRCUITS

Design of a fast radix-4 SRT divider and its VLSI implementation p205
Encoding in Roth-Karp decomposition with application to two-output LUT architecture p131
ETDD-based synthesis of two-dimensional cellular arrays for multi-output incompletely specified Boolean functions p302
Exact AEP model in signature analysis using LCM p247
Graph-based detailed router for hierarchical field-programmable gate arrays p57
Hardware-efficient implementations for discrete function transforms using LUT-based FPGAs p309
PASE-scan design: a new full-scan structure to reduce test application time p283
PTM: technology mapper for pass-transistor logic p13
Self-checking synchronous controller design p9
Technology mapping for simultaneous gate and interconnect optimisation p21
Test and diagnosis of faulty logic blocks in FPGAs p100

### LOGIC DESIGN

Compiler/hardware co-design for instruction boosting in ILP processors p269
Design of a fast radix-4 SRT divider and its VLSI implementation p205
Efficient conversion algorithms for long-word-length binary logarithmic numbers and logic implementation p295
Efficient polarity conversion for large Boolean functions p197
Encoding in Roth-Karp decomposition with application to two-output LUT architecture p131
ETDD-based synthesis of two-dimensional cellular arrays for multi-output incompletely specified Boolean functions p302
Exact AEP model in signature analysis using LCM p247
Graph-based detailed router for hierarchical field-programmable gate arrays p57
Haar spectra-based entropy approach to quasi-minimisation of FBDDs p41
PASE-scan design: a new full-scan structure to reduce test application time p283
Power-driven technology mapping using pattern-oriented power modelling p83
PTM: technology mapper for pass-transistor logic p13
Self-checking synchronous controller design p9
Technology mapping for simultaneous gate and interconnect optimisation p21
Test and diagnosis of faulty logic blocks in FPGAs p100
Wafer-scale diagnosis tolerating comparator faults p211

### MATHEMATICAL TECHNIQUES

Graph-based detailed router for hierarchical field-programmable gate arrays p57
Hardware-efficient implementations for discrete function transforms using LUT-based FPGAs p309

### MICROPROCESSORS

Automatic selection of instruction op-codes of low-power core processors p173

### MULTIPROCESSOR SYSTEMS

Analysis of failure recovery schemes for distributed shared-memory systems p125
Design and implementation of fault-tolerant and cost effective crossbar switches for multiprocessor systems p50
Design of BAG3 network architecture p139
Dynamic scheme for reducing hot-spot effects in multipath networks p179
Highly fault-tolerant hypercube multicomputer p77

### NEURAL NETWORKS

Hardware implementation of RAM-based neural networks for tomographic data processing p114
Study of an efficient simulation method p253

### NUMERICAL ANALYSIS

Cryptanalysis of a public key cryptosystem proposed by Wu and Dawson p185

### OPTICAL COMMUNICATION

Design of BAG3 network architecture p139

### OPTICAL IMAGE PROCESSING

Hardware implementation of RAM-based neural networks for tomographic data processing p114
Versatile architecture for block matching motion estimation p188

### OPTIMISATION

Automatic selection of instruction op-codes of low-power core processors p173
Encoding in Roth-Karp decomposition with application to two-output LUT architecture p131
Nondeterministic AND-EXOR minimisation by using rewrite rules and simulated annealing p1
Parallel implementation of simulated annealing using transaction processing p107

### PARALLEL PROCESSING

Compiler/hardware co-design for instruction boosting in ILP processors p269
Design and implementation of fault-tolerant and cost effective crossbar switches for multiprocessor systems p50
Design of BAG3 network architecture p139
Highly fault-tolerant hypercube multicomputer p77
Parallel implementation of simulated annealing using transaction processing p107
Scheduling schemes for data farming p227

### PATTERN RECOGNITION

Hardware implementation of RAM-based neural networks for tomographic data processing p114
Versatile architecture for block matching motion estimation p188

### PERFORMANCE EVALUATION

Analysis of failure recovery schemes for distributed shared-memory systems p125
Design and implementation of fault-tolerant and cost effective crossbar switches for multiprocessor systems p50
Dynamic scheme for reducing hot-spot effects in multipath networks p179
Highly fault-tolerant hypercube multicomputer p77
Instruction cache prefetching directed by branch prediction p241
Performance evaluation of TCP/IP protocol implementations in end systems p32
Study of an efficient simulation method p253
Test and diagnosis of faulty logic blocks in FPGAs p100

### PRODUCTION ENGINEERING

Automatic router for the pin grid array package p275
Wafer-scale diagnosis tolerating comparator faults p211

### SEMICONDUCTOR STORAGE

Hardware implementation of RAM-based neural networks for tomographic data processing p114

### SIMULATION, MODELLING AND IDENTIFICATION

Dynamic scheme for reducing hot-spot effects in multipath networks p179
Efficient algorithms for binary logarithmic conversion and addition p168
Study of an efficient simulation method p253

### SOFTWARE TECHNIQUES

Analysis of failure recovery schemes for distributed shared-memory systems p125
Analytic modelling of locking protocols in database systems p161
Compiler/hardware co-design for instruction boosting in ILP processors p269
Fuzzy time point compatibility reasoning for microprocessor systems p68

### STATISTICAL ANALYSIS

Analytic modelling of locking protocols in database systems p161
Application of symbolic FSM Markovian analysis to protocol verification p221

### SWITCHING THEORY

Application of symbolic FSM Markovian analysis to protocol verification p221
ETDD-based synthesis of two-dimensional cellular arrays for multi-output incompletely specified Boolean functions p302
Haar spectra-based entropy approach to quasi-minimisation of FBDDs p41
Nondeterministic AND-EXOR minimisation by using rewrite rules and simulated annealing p1
Self-checking synchronous controller design p9
Technology mapping for simultaneous gate and interconnect optimisation p21